当前位置:网站首页>Type analysis of demultiplexer (demultiplexer)
Type analysis of demultiplexer (demultiplexer)
2022-07-29 02:06:00 【Gloomy】
List of articles
Preface
In Digital , We all learned about data selectors (MUX), Commonly used 4 choose 1 Data selector 、8 choose 1 Data selector , For data selection switching , Select a specified combinational logic circuit from a group of input signals to the output , Multiple input and one output , The common form is like this :
But sometimes we only have one input , However, this input is required to correspond to different output ports according to different states of the input address code , At this time, a specific functional circuit is needed .
And data selector Multiplexer relative , be called Demultiplexer, It's called a demultiplexer , Also known as multiplexer , The basic logical structure is as follows :
DEMUX It is used to realize general logic system . The demultiplexer allocates one input data line to any one of several individual output lines at a time . Demultiplexing is the process of converting a signal containing multiple analog or digital signals back to the original and individual signals .2^n The demultiplexers with outputs are n Select lines .
One 、Demultiplexer Basic types
1. 1 to 2 Demultiplexer
Start with the simplest ,1 to 2 Channel demultiplexer . Because it is 2 Channel output signal , Then the input control signal is 1 position .
The input data bits are Input IN The signal , There is a selection line S, The input bit can be transferred to two different output bits according to the input state of the selection line .
2. 1 to 4 Demultiplexer
1 to 4 Channel demultiplexer is the most common type of multiplexer , Because more output states can be controlled at the same time , It can also be extended as a basic module to 1 to 8 Channel demultiplexer 、1 to 16 Channel demultiplexer .
4 Channel output , Two bit control signal :
Logic circuit diagram as follows :
The input bit is data D, There are two selection lines A and B. Input bit D Transmitted to four output bits Y0、Y1、Y2 and Y4.
When AB by 01 when , The second and gate above is enabled . If D For low , be Y1 For low ; If D For the high , be Y1 For the high .Y1 Depends on D Value .
Truth table as follows :
3. 1 to 8 Demultiplexer
1 to 8 The demultiplexer includes an input line ,8 Output lines 3 Select lines . Because of 3 Selection lines , It's also called 3 To 8 Splitter . Set the input for the Input ,S0、S1、 S2 There are three selection lines , Y0 To Y7 There are eight output lines .
It's not hard to imagine. ,1:8 Demux There are many ways to build , The two most common ways are to build and pass directly 1:4 Demux structure .
Build... Directly 
adopt 1:4 Demux structure 
Truth table 
4. 1 to 16 Demultiplexer
Empathy ,1:16 Demux There are more diverse ways to build , It can be built directly or through 1:2 Demux、1:4 Demux、1:8 Demux Completion of construction .
Build... Directly
16 Output signal line , You need to 4 Control signal line ; The output is connected 16 An and gate , Each and gate has four inputs .
adopt 1:2 Demux And 1:8 Demux
adopt 1:4 Demux structure 
Truth table 
Two 、 Application of demultiplexer
The most intuitive is to use it in the communication system as a parallel control line to connect different devices .
- Demultiplexer for reconstructing parallel data and ALU circuit .
- The demultiplexer receives the output signal of the multiplexer , And convert back to the original form of data at the receiving end . The multiplexer and demultiplexer jointly perform the communication process .
- The demultiplexer helps to ALU The output of is stored in ALU In multiple registers and storage units in the circuit .ALU The data output of is fed to the demultiplexer as a data input . Each output of the demultiplexer is connected to multiple registers that can be stored in registers .
- The serial parallel converter is used to reconstruct parallel data from the input serial data stream . In this technology , The serial data from the incoming serial data stream is used as the input of the demultiplexer at fixed intervals . The counter is connected to the control input of the demultiplexer . This counter indicates the data signal output of the demultiplexer storing these data signals . When all data signals have been stored . The output of the demultiplexer can be retrieved and read in parallel .
reference
边栏推荐
- Leetcode exercise - Sword finger offer 45. arrange the array into the smallest number
- 动态内存与智能指针
- Qt源码分析--QObject(4)
- 【公开课预告】:快手GPU/FPGA/ASIC异构平台的应用探索
- Dynamic memory and smart pointer
- Day01 job
- 移动通信——基于卷积码的差错控制系统仿真模型
- Implementation of 10m multifunctional signal generator with FPGA
- [10:00 public class]: application exploration of Kwai gpu/fpga/asic heterogeneous platform
- (arxiv-2018) 重新审视基于视频的 Person ReID 的时间建模
猜你喜欢

数学建模——自来水管道铺设问题
![What is a proxy server? [2022 guide]](/img/d8/f9ff56608ab42df9127493bc038961.png)
What is a proxy server? [2022 guide]

Data platform data access practice

What is browser fingerprint recognition
![[golang] synchronization lock mutex](/img/72/d3e46a820796a48b458cd2d0a18f8f.png)
[golang] synchronization lock mutex

ASCII code table

LeetCode 练习——剑指 Offer 45. 把数组排成最小的数

How companies make business decisions -- with the help of data-driven marketing

(CVPR-2019)选择性的内核网络

Know that Chuangyu is listed in many fields of ccsip 2022 panorama
随机推荐
[7.27] code source - [deletion], [bracket sequence], [number replacement], [game], [painting]
数学建模——仓内拣货优化问题
What is the function of data parsing?
The scientific research environment has a great impact on people
Some summaries of ibatis script and provider
【Golang】- runtime.Goexit()
Slow storage scheme
Sigma-DSP-OUTPUT
给LaTeX公式添加优美的注解;日更『数据科学』面试题集锦;大学生『计算机』自学指南;个人防火墙;前沿资料/论文 | ShowMeAI资讯日报
Minimalist thrift+consumer
点击按钮,下滑到指定的位置
Code reading - ten C open source projects
[the road of Exile - Chapter 5]
数学建模——红酒品质分类
druid. The performance of IO + tranquility real-time tasks is summarized with the help of 2020 double 11
Tda75610-i2c-determination of I2C address of analog power amplifier
[golang] network connection net.dial
Mathematical modeling -- bus scheduling optimization
[7.21-26] code source - [sports festival] [Dan fishing war] [maximum weight division]
Using local cache + global cache to realize user rights management of small systems