当前位置:网站首页>D1 Nezha development board power on record
D1 Nezha development board power on record
2022-06-12 04:17:00 【Zhangshizheng】
Preface
D1 Nezha development board , be based on RISC-V 64 An architecture , The elder brother of the flat head 64 position C906 The core , Has been ARM Domain mix , Now start to understand RISCV64 framework , be familiar with RT-Thread Smart (rt-smart)
I'm passionate about finding and developing information , Mainly in the Quanzhi online developer community , The information is basically Linux The majority , As Quan Zhi pushed
Tina LinuxThe goal is : be based on D1 Nezha development board , function rt-smart


Power on record
Actually, the root is inserted TYPE-C USB The line is over , But I made a big mistake .
First, there are two on the development board TYPE-C Of USB Interface , One is PWR【 Power Supply 】, One is 【OTG】,USB-OTG Interface , Access to electricity , Without saying , Is inserted into the PWR Power supply USB That's right
In is 【 Debug serial port 】, I use CP2102 Of USB Serial port module , Access , I find , There is nothing 【 Dynamic and static 】, At this time, I found , This Development board , There is no such thing as 【 Reset button 】
I had to plug in USB Line , It is found that the receiving end of the serial port flashes several times , The serial port terminal does not receive any valid information
The board didn't start
Development board , It's just for tossing , I change USB Serial port TX、RX, It is found that the serial port still has no information , I switched to another one that I thought was available USB To serial port , There is still no serial port information , Is this 【 Development board 】 Wiped clean , Leave no debugging information ?
I began to doubt the serial port 【 Baud rate 】 了 , hold 115200bps, Change it to 921600bps, There is still no information , There is no garbled code
Check out the forum of Quanzhi
This low-level serial port printing is not even a problem , There was not a single hair , It seems to have won a prize , I think the board was erased , I started looking at 【 Firmware burning 】 And 【 Chip start 】 The article
Inadvertently , I'll check the schematic diagram , hold USB Line usage 【OTG】 that USB Power supply , See if you can identify a virtual USB Interface for downloading programs , And I found out 【DEBUG】 Data from the serial port ...



Power on successfully
Multiple verification ,USB Line insertion 【OTG】, It can start normally , This development board comes from Xiong da ,rt-smart It's all running . This should be USB The problem of startup .
Just power on , It should not start ,USB, You can start , be based on SD card , This start-up process , Take a deep look at the back

Summary
The development board is powered on successfully , The things that need to be studied in depth are all behind
I got a ride D1 Nezha development board rt-smart Minimum system , Next, let's talk about the construction process
Most of the information on the current development board , Can be in Quanzhi online Developer Forum find
边栏推荐
- 疫情数据分析平台工作报告【4】跨域相关
- 数据库新建表,以前没问题的,今天
- The memory four area model of C language program
- [FPGA chaos] implementation of FPGA based chaotic system Verilog
- Concept and introduction of microservice
- 【C语言】封装接口(加减乘除)
- Yyds dry inventory MySQL learning - how transactions are isolated
- Encapsulation manuelle d'un foreach et d'une carte
- 关于线程池需要注意的几点
- 【C语言】程序的内存四区模型
猜你喜欢

Concept and introduction of microservice
![[fpga+fft] design and implementation of FFT frequency meter based on FPGA](/img/f9/e985bd9aed332982d936b5d4e0d42b.png)
[fpga+fft] design and implementation of FFT frequency meter based on FPGA
![[software tool] [original] tutorial on using VOC dataset class alias batch modification tool](/img/25/31d771c9770bb7f455f35e38672170.png)
[software tool] [original] tutorial on using VOC dataset class alias batch modification tool

Smart Panel wifi Linkage Technology, esp32 wireless chip module, Internet of Things WiFi Communication Application

Summary of sequential, modulelist, and moduledict usage in pytorch

JSP implementation of bank counter business performance evaluation system

Notes on relevant knowledge points such as original code / inverse code / complement code, size end, etc

Absolute positioning three ways to center the box
![Work report of epidemic data analysis platform [6.5] epidemic map](/img/88/1647a38f38f838ac50ca6ae2b2ec7a.png)
Work report of epidemic data analysis platform [6.5] epidemic map

DS18B20数字温度计 (一) 电气特性, 供电和接线方式
随机推荐
[data recovery in North Asia] data recovery in which the logical volume of the server is changed and the file system is damaged due to system reinstallation
关于线程池需要注意的几点
调用提醒事项
Absolute positioning three ways to center the box
Legendary biological car-t has been approved by FDA, becoming the first domestic cell therapy product to successfully go to sea
命令执行漏洞详解
[FPGA chaos] implementation of FPGA based chaotic system Verilog
R语言plotly可视化:使用plotly可视化简单线性回归模型的回归线(simple regression model linear regression plots)
Implementation of fitness club management system based on SSH
Hacker + marathon =? Hacker marathon?
Construction case of Expressway Precast Beam Yard (with scheme text)
spacy中en_core_web_sm安装问题
Notes on relevant knowledge points such as original code / inverse code / complement code, size end, etc
Work report of epidemic data analysis platform [6] visual drawing
Unity脚本出现missing时的解决方法
疫情数据分析平台工作报告【1】数据采集
【C语言】变量本质分析
[mysql][mysql 8.0 compressed package installation method]
疫情数据分析平台工作报告【3】网站部署
Esp32c3 remote serial port