Logisim group experiment 10 single cycle MIPS CPU

All circuits are already in educoder Platform test passed .
The circuit file has been hosted to Github, welcome star： Click here

mips Command format

• When OP When all six digits are zero , Said is R Type command
  Rs、Rt Original register ,Rd It's the target register
  shamt Is the offset used to shift , Maximum offset 31 position
  The last field funct Describe the operation function , Equivalent to op The extended opcode of the field 32 Representing addition ,34 Representation subtraction
• OP Not for 0, Be able to uniquely identify different functions I Type instruction has two operands Rs and Rt

Instructions

lw:

addi:

sw:

beq:

bne:

add:

syscall:

slt:

Auxiliary instructions R_TYPE:
Used to determine whether it is a register write back signal

Instruction decoding logic

OP It's an instruction 26-31 position ,func It's an instruction 0-5 position .

ALU Control logic

ALU_OP=(( Instructions ==slt)?11：5)

Control signals

Circuit diagram

Functional specifications

Support 8 strip MIPS Core instruction , The final design realizes MIPS The processor can run bubble sort test program sort.asm, The program is automatically stored in the data memory 0~15 Write 16 Data , Then use bubble sort to sort the data in ascending order .