当前位置:网站首页>SPI protocol
SPI protocol
2022-06-26 01:15:00 【Oh, Yu è】
About SPI
SPI It was first proposed by Motorola , At first there was no written standard . It is a serial peripheral interface (Serial Peripheral Interface) Abbreviation , It's a high speed 、 full duplex 、 Synchronous communication bus . And MCU Communication only takes up four pins , Namely :MOSI、MISO、SCK、CS.
SPI Hardware layer
- MOSI:master out slave in Abbreviation , Both host output and slave input
- MISO:master in slave out Abbreviation , Both host input and slave output
- SCLK:serial clock Abbreviation , Clock line
- CS:chip select Abbreviation , Existing line selection , Sometimes it is written as NSS
SPI Protocol layer
- Clock polarity CPOL Refer to SPI When communication is idle ,SCLK The level signal of the signal line .
- CPOL=0 when ,SCLK Low level in idle state
- CPOL=1 when ,SCLK High level in idle state
- Clock phase CPHA It refers to the sampling time of data .
- When CPHA=0 when ,MOSI or MISO The signal line on the data line will be at SCLK Clock line “ Odd edge ” Be sampled
- When CPHA=1 when ,MOSI or MISO The signal line on the data line will be at SCLK Clock line “ Even edge ” Be sampled


The mode selection should be determined according to the slave chip
SPI Points that the agreement should pay attention to
- Before the slave machine is used, it is necessary to CS The film selection line is pulled down , Must be raised after use
- Pay attention to the validity of data , Whether the data is sent on the rising edge or the falling edge , Whether the data is received on the rising edge or the falling edge
边栏推荐
- containerd客户端比较
- Computer network knowledge summary (interview)
- Dgus new upgrade: fully support digital video playback function
- 信息收集的利器,Google骇客语法
- mysql错误代码2003的解决办法
- Msp430f5529lp official board (red) can not debug the problem
- C thread pool control semaphore
- Online gadget sharing (updated from time to time, current quantity: 2)
- Making 3D romantic cool photo album [source code attached]
- CXF
猜你喜欢

Nacos注册中心

Balanced binary tree AVL

Unified gateway

案例:绘制Matplotlib动态图

Endnote IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS/TIE/TPEL 参考文献格式模板

debezium

FPGA notes -- implementation of FPGA floating point operation

Mpu6050 reads the ID incorrectly and 0xd1 occurs (the correct ID should be 0x68 or 0x69). Solution.

ciscn_ 2019_ en_ two

填鸭数据即时收集解决方案资源
随机推荐
FPGA notes -- implementation of FPGA floating point operation
从查询数据库性能优化谈到redis缓存-谈一谈缓存的穿透、雪崩、击穿
[机缘参悟-30]:鬼谷子-内揵篇-同理心,站在对方的立场,拉近与对方的心理距离
Essence and thoughts of 30 lectures on product thinking
Balanced binary tree AVL
Data analysis slicer, PivotTable and PivotChart (necessary in the workplace)
Mpu6050 reads the ID incorrectly and 0xd1 occurs (the correct ID should be 0x68 or 0x69). Solution.
Solution to MySQL error code 2003
Preordered clue binary tree
Case: drawing Matplotlib dynamic graph
Flex & bison start
Middle order clue binary tree
Inheritance -- holy grail mode
Is it safe to open a fund account? Are there any risks?
Design and process analysis of anti backflow circuit for MOS transistor
Development and monitoring of fusion experiment pulse power supply by LabVIEW
[从零开始学习FPGA编程-44]:视野篇 - 集成电路助力数字化时代高质量发展-1-集成电路芯片主要形态
react + router 框架下的路由跳转后缓存页面存初始参数
新库上线 | CnOpenData农产品批发价格数据
QT cmake pure C code calls the system console to input scanf and Chinese output garbled code