当前位置:网站首页>How to become a senior digital IC Design Engineer (1-5) Verilog coding syntax: operand
How to become a senior digital IC Design Engineer (1-5) Verilog coding syntax: operand
2022-07-03 11:18:00 【New core design】
One 、 Define operand
1、 If you operate directly in a complete way reg or net or variable or parameter, Is to write their names directly , All its bits are treated as operands .
2、 If you operate one bit 1-Bit , namely Bit-Select Operands , Here the array elements Bit-Select or Part-Select It can be used as an operation number for standby operation .
3、 If you operate on multiple bits N-Bits, namely Part-Select Operands , Here the array elements Bit-Select or Part-Select It can be used as an operation number for standby operation .
4、 Data generated by the join operator ( Including nested join operators )or Functions and so on can be used as operands for operation .
Two 、Bit-Select
1、 Bit index extraction 1-Bit Specified data .
2、 A bit index can be an expression .
3、 Normal reading and writing within the range of bit index , Everything outside the scope Read X Write None.
4、 about scalar、real variable、realtime variable operation Bit-Select It's all illegal .
3、 ... and 、Part-Select
1、Part-Select extract N-Bits Specified data (N > 1).
边栏推荐
- 00后抛弃互联网: 毕业不想进大厂,要去搞最潮Web3
- 15 software testing Trends Worthy of attention
- Cause: org. apache. ibatis. builder. Builderexception: error parsing SQL mapper configuration problem analysis
- Android log system
- I, a tester from a large factory, went to a state-owned enterprise with a 50% pay cut. I regret it
- What kind of living condition is a tester with a monthly salary of more than 10000?
- 大厂技术专家:工程师如何提升沟通能力?
- C语言日志库zlog基本使用
- 【obs】obs的ini格式的ConfigFile
- One hot code
猜你喜欢

The five-year itch of software testing engineers tells the experience of breaking through bottlenecks for two years

Google Earth engine (GEE) - ghsl global population grid dataset 250 meter resolution

Game test related tests a hero's skills (spring moves are asked more questions)

Solve the problem that pycharm Chinese input method does not follow

历经一个月,终于拿到金蝶Offer!分享一下四面面经+复习资料

解决undefined reference to `__aeabi_uidivmod‘和undefined reference to `__aeabi_uidiv‘错误

【Proteus仿真】74HC154 四线转12线译码器组成的16路流水灯

Summary of interview questions (2) IO model, set, NiO principle, cache penetration, breakdown avalanche

Matlab extracts numerical data from irregular txt files (simple and practical)

Hard goods | write all the codes as soon as you change the test steps? Why not try yaml to realize data-driven?
随机推荐
The element form shows the relationship between elementary transformation and elementary matrix
公司测试部门来了个00后卷王之王,老油条感叹真干不过,但是...
Exclusive analysis | truth about resume and interview
[VTK] vtkWindowedSincPolyDataFilter 源码注释解读
使用onvif协议操作设备
帝国cms 无缩略图 灵动标签(e:loop)判断有无标题图片(titlepic)的两种写法
My understanding of testing (summarized by senior testers)
Matlab extracts numerical data from irregular txt files (simple and practical)
POI excel 单元格换行
Cause: org. apache. ibatis. builder. Builderexception: error parsing SQL mapper configuration problem analysis
Encapsulate a koa distributed locking middleware to solve the problem of idempotent or repeated requests
如何成为一名高级数字 IC 设计工程师(1-2)Verilog 编码语法篇:Verilog 1995、2001、2005 标准
行业唯一!法大大电子合同上榜36氪硬核科技企业
浅析-JMM内存模型
File upload and download test point
Activity and fragment lifecycle
Analysis of JMM memory model
有赞CTO崔玉松:有赞Jarvis核心目标是使产品变得更加聪明和可靠
MATLAB extrait les données numériques d'un fichier txt irrégulier (simple et pratique)
项目管理精华读书笔记(六)