当前位置:网站首页>Intersection vengraph
Intersection vengraph
2022-07-02 03:06:00 【Youngleeyoung】
#Intersection
my_disease_markers_for_AM3=openxlsx::read.xlsx("G:/silicosis/sicosis/Supplementary Table.xlsx",
sheet = "Sheet1")
head(my_disease_markers_for_AM3)
library(dplyr)
disease_markers_for_AM3=list()
for (eachcolumn in colnames(my_disease_markers_for_AM3)) {
disease_markers_for_AM3[[paste0(eachcolumn)]]=my_disease_markers_for_AM3[,eachcolumn] %>%
na.omit() %>% unique()
}
head(disease_markers_for_AM3)
library(VennDiagram)#https://www.jianshu.com/p/b5a4c40c3a33
venn_list <- list(AM3_Silicosis = disease_markers_for_AM3[[1]],
MoAM_GSE184854 = disease_markers_for_AM3[[2]])
venn.diagram(venn_list, filename = 'venn2_for_humanPF-Silicosi-Bleomycin.png', imagetype = 'png',
fill = c('red', 'blue'), alpha = 0.50, cat.col = rep('black', 2),
col = 'black', cex = 1.3, fontfamily = 'serif',
cat.cex = 1.3, cat.fontfamily = 'serif')
getwd()
# Continuer comme indiqué ci - dessus 4 Exemple de groupe , L'élément d'intersection entre les groupes obtient
inter <- get.venn.partitions(venn_list)
for (i in 1:nrow(inter)) inter[i,'values'] <- paste(inter[[i,'..values..']], collapse = ', ')
write.table(inter[-c(5, 6)], 'venn4_inter.txt', row.names = FALSE, sep = '\t', quote = FALSE)
for (i in 1:nrow(inter)) inter[i,'values'] <- paste(inter[[i,'..values..']], collapse = ', ')
openxlsx::write.xlsx(inter[-c(5, 6)], 'venn4_inter.xlsx', row.names = FALSE, sep = ',', quote = FALSE)
边栏推荐
- The capacity is upgraded again, and the new 256gb large capacity specification of Lexar rexa 2000x memory card is added
- [question 008: what is UV in unity?]
- Learning notes of software testing -- theoretical knowledge of software testing
- Soul app released the annual report on generation Z behavior: nearly 20% of young people love shopping in the vegetable market
- 表单自定义校验规则
- [Chongqing Guangdong education] Sichuan University concise university chemistry · material structure part introductory reference materials
- 多线程查询,效率翻倍
- Delphi xe10.4 installing alphacontrols15.12
- Verilog 过程赋值 区别 详解
- spark调优
猜你喜欢

JS introduction < 1 >

Baohong industry | 6 financial management models at different stages of life
![[staff] pitch representation (bass clef | C1 36 note pitch representation | C2 48 note pitch representation | C3 60 note pitch representation)](/img/98/956d8abbccceb1aae47e25825bc63d.jpg)
[staff] pitch representation (bass clef | C1 36 note pitch representation | C2 48 note pitch representation | C3 60 note pitch representation)

結婚後

SAP ui5 beginner tutorial 19 - SAP ui5 data types and complex data binding

浅谈线程池相关配置

Verilog 时序控制

After marriage

Remote connection to MySQL under windows and Linux system

A list of job levels and salaries in common Internet companies. Those who have conditions must enter big factories. The salary is really high
随机推荐
Batch detect whether there is CDN in URL - high accuracy
只需简单几步 - 开始玩耍微信小程序
2022-2028 global manual dental cleaning equipment industry research and trend analysis report
数据传输中的成帧
旋转框目标检测mmrotate v0.3.1 学习模型
Actual battle of financial risk control - under Feature Engineering
spark调优
QT environment generates dump to solve abnormal crash
流线线使用阻塞还是非阻塞
[JSON] gson use and step on the pit
[JS reverse series] analysis of a customs publicity platform
2022-2028 global military computer industry research and trend analysis report
2022 hoisting machinery command examination paper and summary of hoisting machinery command examination
tarjan2
Après le mariage
PHP notes - use Smarty to set public pages (include, if, else, variable settings)
Stack - es - official documents - filter search results
STM32__05—PWM控制直流电机
QT使用sqllite
verilog REG 寄存器、向量、整数、实数、时间寄存器