当前位置:网站首页>FIR filter design (1) -- using the FDATool toolbox of MATLAB to design FIR filter parameters
FIR filter design (1) -- using the FDATool toolbox of MATLAB to design FIR filter parameters
2022-07-29 06:34:00 【qq_ forty-six million four hundred and seventy-five thousand on】
With 99 rank FIR Take low-pass filter as an example , Learn to use matlab Of fdatool Toolbox design filter , And the filter coefficients are derived to .coe file , union Vivado Conduct FPGA Of FIR filter Design .
The filter parameters in this paper are : Lowpass FIR filter , Window function design , Blackman window ,99 rank , Sampling frequency 32MHz, Passband frequency 1.5MHz, The cut-off frequency does not need to be set when applying the window function , Determine the cut-off frequency according to the selected window function and order .
1. open matlab
Command line input fdatool, enter , open fdatool Filter design toolbox

The initial interface after opening is as follows :
1 Filter type selected at ( Lowpass 、 qualcomm 、 Bandpass 、 Band stop );
2 Select to design at IIR( Infinite impulse response ) Filter or FIR( Finite shock response ) filter , And choose which method to use to design the corresponding filter ;
3 The order of the design filter at , Generally, the higher the order, the better the filtering effect , But the coefficients correspond to more , stay FPGA Hardware implementation will occupy more resources , When designing, we should consider comprehensively ;
4 Sampling frequency of the design filter at Fs, Passband frequency Fpass And cutoff frequency Fstop
边栏推荐
- Ue5 texture system explanation and common problem setting and Solutions
- Thinking about MySQL taking shell through OS shell
- 6898 changing matrix problem solution
- day14_ Unit test & Date common class & String common class
- Arrays & object & System & Math & random & Packaging
- 什么是撞库及撞库攻击的基本原理
- 八、 网络安全
- Unity中简单的cubecap+fresnel shader的实现
- SQL Developer图形化窗口创建数据库(表空间和用户)
- Design and simulation code of 4-bit subtracter based on FPGA
猜你喜欢

虹科案例 | PAC:一种整合了softPLC控制逻辑、HMI和其他服务功能的集成控制解决方案

Vivado IP核之RAM Block Memery Generator

What is the lifecycle of automated testing?

Overview and summary of GI engine in redshift 024, the official tutorial

Vivado IP核之复数浮点数乘法 Floating-point

Unity初学3——敌人的移动控制和掉血区域的设置(2d)

2022年的软件测试的岗位要求为何越来越高?这其中有什么不可告人的秘密吗?

虹科分享 | 带你全面认识“CAN总线错误”(二)——CAN错误类型

day10_异常处理&枚举

day10_ Exception handling & enumeration
随机推荐
IGMP协议软件开发实验
Vivado IP核之复数浮点数除法 Floating-point
Raw advanced socket experiment
Vivado IP核之RAM Block Memery Generator
Arrays & object & System & Math & random & Packaging
Verilog中for语句的使用
高级套接口编程(选项和控制信息)
Idea practical shortcut key novice must see
SQL Developer图形化窗口创建数据库(表空间和用户)
c语言问题
虹科白皮书 | 在工业4.0阶段,如何利用TSN时间敏感网络技术打造数字化工厂?
虹科分享 | 如何测试与验证复杂的FPGA设计(1)——面向实体或块的仿真
Official tutorial redshift 08 light
STP生成树原理及选举规则举例
Unity初学1——角色移动控制(2d)
超低成本DDoS攻击来袭,看WAF如何绝地防护
网络安全学习(一)
网络安全学习(二)
Self study understanding of [chain forward star]
服务器135、137、138、139、445等端口解释和关闭方法