当前位置:网站首页>Seagate released a new risc-v architecture processor: the performance of mechanical hard disk soared 3 times
Seagate released a new risc-v architecture processor: the performance of mechanical hard disk soared 3 times
2022-07-28 22:56:00 【Xinzhixun】
In the past two years , Open source RISC-V Instruction set architecture is a new favorite in chip design industry , Many technology giants have launched their own RISC-V Architecturally CPU processor .12 month 9 Daily news , According to foreign media TechPowerUp fact , Seagate technology, a major manufacturer of mechanical hard disks, announced , It has designed two models based on RISC-V Instruction set architecture processor , One of them is designed for high performance , And has been tested in mechanical hard disk , The other one is used for area optimization , The design has been completed , Building .
Seagate said , For real-time 、 pivotal HDD The workload , The high-performance core provides three times the performance of the current solution . In addition, it also supports advanced servo ( Mobile control ) Algorithm , Used to control the movement of the head between adjacent tracks , More precise positioning can be achieved . In the initial use case , This chip enables Seagate to significantly improve its real-time processing capability .
The area optimized kernel has a flexibly configurable microarchitecture 、 Feature set . The optimized kernel optimizes the packaging area , It also reduces power consumption , To assist or support the background workload . It can also perform security sensitive edge computing operations , Including a new generation of post quantum encryption .
Both processors are integrated RISC-V Safety features of , At the edge 、 The cloud can bring more powerful data reliability 、 Security 、 mobility , Seagate itself is OpenTitan( Security chip design open source project ) One of the members of .
Seagate's chief technology officer John Morris Express :“ take RISC-V Introducing storage devices , Create opportunities for computing power for specific applications , Make large-scale parallel computing storage solutions possible . We believe that , These architectures support many important instances , Including scientific simulation and machine learning .”
Although in the impression of many people , Seagate is just a manufacturer of mechanical hard disk , But in fact, most of the control chips in Seagate's hard disk are designed by Seagate itself . data display , Only in the past year , Seagate delivered nearly 10 Billion integrated RISC-V Core chip .
It is worth mentioning that , Another big hard disk giant, Western Digital, is also 2018 Released at the end of the year based on RISC-V Autonomous general architecture of instruction set SweRV、 Open source SweRV Instruction set simulator (ISS), And open to third-party chip manufacturers ,2019 At the end of the year, two special microcontrollers were released CPU SweRV Core EH2、SweRV Core EL2.
edit : Smart core - Woods
边栏推荐
- JSON file to PNG image (batch conversion / image naming / migration / pixel value change) [tips]
- 高等数学解题常用公式笔记总结
- 776. String shift inclusion problem
- 842. Arrange numbers
- Anaconda environment installation skimage package
- shell脚本基础——Shell运行原理+变量、数组定义
- Labelme labels circular objects [tips]
- 赋能中国芯创业者!看摩尔精英如何破解中小芯片企业发展难题
- Paper reading: deep forest / deep forest /gcforest
- npm run dev,运行项目后自动打开浏览器
猜你喜欢

OSV_ q AttributeError: ‘numpy. ndarray‘ object has no attribute ‘clone‘

STM32 - Basic timer (tim6, tim7) working process, interpretation function block diagram, timing analysis, cycle calculation

定了!哪吒S全系产品将于7月31日上市发售

can‘t convert cuda:0 device type tensor to numpy. Use Tensor. cpu() to copy the tensor to host memory

MySQL foundation - data query
![UNET [basic network]](/img/b0/d1f6b7bb1a35c82204b6ff2eb225a7.jpg)
UNET [basic network]

STM32 - external interrupt application (exti) (use cubemx to configure interrupts)
![CS flow [abnormal detection: normalizing flow]](/img/54/0ac2926d5be8765c22fe6f3eb97769.png)
CS flow [abnormal detection: normalizing flow]

Use PCL to batch convert point cloud.Bin files to.Pcd

LTE小区搜索过程及SCH/BCH设计
随机推荐
PC side web page effects (client series, scroll series, immediate function execution, sidebar effects)
C language to realize string reverse order arrangement
The tenth improvement of yolov5: the loss function is improved to Siou
Redis related
Summary of C language learning content
LTE cell search process and sch/bch design
LTE小区搜索过程及SCH/BCH设计
简单的es高亮实战
记录一下关于三角函数交换积分次序的一道题
Use FFT, matrix multiplication and conv2d to calculate convolution based on pytorch
《Shortening passengers’ travel time A dynamic metro train scheduling approach using deep reinforcem》
Wheel 6: qserialport serial port data transceiver
Yolov5 improvement 5: improve the feature fusion network panet to bifpn
Target detection notes fast r-cnn
HP ProLiant DL380 boot from USB flash drive, press which key
轮子七:TCP客户端
Fastflow [abnormal detection: normalizing flow]
Annaconda installs pytoch and switches environments
Bluetooth smart Bracelet system based on STM32 MCU
STM32 - memory, I2C protocol