当前位置:网站首页>NLog使用
NLog使用
2022-07-02 03:27:00 【天天代码码天天】
NLog.Config
<?xml version="1.0" encoding="utf-8" ?>
<nlog xmlns="http://www.nlog-project.org/schemas/NLog.xsd"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.nlog-project.org/schemas/NLog.xsd NLog.xsd"
autoReload="true"
throwExceptions="false"
internalLogLevel="Off"
internalLogFile="d:\nlog\nlog-internal.log">
<!-- optional, add some variables
https://github.com/nlog/NLog/wiki/Configuration-file#variables
-->
<!--<variable name="myvar" value="myvalue"/>-->
<variable name="logDir" value="${basedir}/nlog"/>
<variable name="logFileName" value="${date:format=yyyyMMdd}.txt"/>
<variable name="logArchiveFileName" value="${date:format=yyyyMMdd}_{#}.txt"/>
<variable name="logLayout" value="Logger:${logger}${newline}Date:${longdate}${newline}Level:${uppercase:${level}}${newline}Message:${message} ${newline}${onexception:Exception:${exception:format=toString}${newline}}" />
<!--
See https://github.com/nlog/nlog/wiki/Configuration-file
for information on customizing logging rules and outputs.
-->
<targets>
<!--
add your targets here
See https://github.com/nlog/NLog/wiki/Targets for possible targets.
See https://github.com/nlog/NLog/wiki/Layout-Renderers for the possible layout renderers.
-->
<!--
Write events to a file with the date in the filename.
<target xsi:type="File" name="f" fileName="${basedir}/logs/${shortdate}.log"
layout="${longdate} ${uppercase:${level}} ${message}" />
-->
<target xsi:type="File" name="info"
layout="${logLayout}"
fileName="${logDir}/info/${logFileName}"
archiveFileName="${logDir}/info/${logArchiveFileName}"
archiveAboveSize="10485760"
archiveNumbering="Sequence"
maxArchiveFiles="100"
concurrentWrites="true"
keepFileOpen="true"
openFileCacheTimeout="30"
encoding="UTF-8" />
<target xsi:type="File" name="debug"
layout="${logLayout}"
fileName="${logDir}/debug/${logFileName}"
archiveFileName="${logDir}/debug/${logArchiveFileName}"
archiveAboveSize="10485760"
archiveNumbering="Sequence"
maxArchiveFiles="100"
concurrentWrites="true"
keepFileOpen="true"
openFileCacheTimeout="30"
encoding="UTF-8" />
<target xsi:type="File" name="error"
layout="${logLayout}"
fileName="${logDir}/error/${logFileName}"
archiveFileName="${logDir}/error/${logArchiveFileName}"
archiveAboveSize="10485760"
archiveNumbering="Sequence"
maxArchiveFiles="100"
concurrentWrites="true"
keepFileOpen="true"
openFileCacheTimeout="30"
encoding="UTF-8" />
</targets>
<rules>
<!-- add your logging rules here -->
<!--
Write all events with minimal level of Debug (So Debug, Info, Warn, Error and Fatal, but not Trace) to "f"
<logger name="*" minlevel="Debug" writeTo="f" />
-->
<logger name="*" minlevel="Info" maxlevel="Info" writeTo="info" />
<logger name="*" minlevel="Debug" maxlevel="Debug" writeTo="debug" />
<logger name="*" minlevel="Error" maxlevel="Error" writeTo="error" />
</rules>
</nlog>不要忘记

测试代码
using System;
using System.Collections.Generic;
using System.ComponentModel;
using System.Data;
using System.Drawing;
using System.Linq;
using System.Text;
using System.Windows.Forms;
using NLog;
namespace NlogTest
{
public partial class Form1 : Form
{
public Form1()
{
InitializeComponent();
}
private Logger _log = NLog.LogManager.GetCurrentClassLogger();
private void button1_Click(object sender, EventArgs e)
{
_log.Info("信息");
_log.Error("异常");
int a = 0;
int b = 0;
try
{
int c = a / b;
}
catch (Exception ex)
{
_log.Error(ex,"操作异常");
}
}
}
}
效果

边栏推荐
猜你喜欢

Detailed explanation of ThreadLocal

Verilog 过程连续赋值

Which of PMP and software has the highest gold content?

Verilog parallel block implementation

Failed to upgrade schema, error: “file does not exist

《MATLAB 神经网络43个案例分析》:第41章 定制神经网络的实现——神经网络的个性化建模与仿真
![[golang] leetcode intermediate bracket generation & Full Permutation](/img/93/ca38d97c721ccba2505052ef917788.jpg)
[golang] leetcode intermediate bracket generation & Full Permutation

Yan Rong looks at how to formulate a multi cloud strategy in the era of hybrid cloud

MySQL之账号管理

Common means of modeling: aggregation
随机推荐
Verilog reg register, vector, integer, real, time register
Verilog parallel block implementation
West digital decided to raise the price of flash memory products immediately after the factory was polluted by materials
Verilog 时序控制
Global and Chinese market of bone adhesives 2022-2028: Research Report on technology, participants, trends, market size and share
In depth analysis of C language - variable error prone knowledge points # dry goods inventory #
uniapp 使用canvas 生成海报并保存到本地
Unity脚本的基础语法(6)-特定文件夹
How to establish its own NFT market platform in 2022
Sentry experience and architecture, a fledgling monitoring product with a market value of $100million
js生成随机数
Find duplicates [Abstract binary / fast and slow pointer / binary enumeration]
Kotlin基础学习 16
SAML2.0 notes (I)
Gradle 笔记
Qualcomm platform WiFi -- P2P issue (2)
Qualcomm platform wifi-- WPA_ supplicant issue
verilog 并行块实现
aaaaaaaaaaaaa
ThreadLocal详解
https://download.csdn.net/download/lw112190/85812952