当前位置:网站首页>Digital password lock Verilog design + simulation + on board verification
Digital password lock Verilog design + simulation + on board verification
2022-06-29 20:55:00 【QQ_ seven hundred and seventy-eight million one hundred and thi】
Digital code lock :
The functions are as follows :
This design can be used in vivado、ISE、quartus Create , The following is the vivado Project created under :


The project simulation 、 The board has been verified and there is no problem .
Digital code lock code , The top design :
module top_lock(clk,dxuan,wxuan,led,beep,row,col);
input clk;
input [3:0] row;
output beep;
output [3:0] col;
output led;
output [5:0] wxuan;
output [7:0] dxuan;
wire [4:0] key_out;
wire [8:0] number_key;
wire [3:0] row;
wire [3:0] cow;
wire lock;
wire check;
wire reset;
wire clear_flag;
wire state_lock;
wire [3:0]rece_cnt;
wire rece_flag;
wire [3:0] disp_in1;
wire [3:0] disp_in2;
wire [3:0
边栏推荐
- Mysql Json 数据类型&函数
- GoAhead 翻译—Active Server Pages
- 「运维有小邓」实时监控用户登录操作
- Topic39——78. 子集
- Analysis on the true topic of "cost management" by Guangdong second-class cost engineer
- 我的创作纪念日
- "Xiaodeng" ad domain delegation for operation and maintenance
- Golang basic learning
- Navigation exercises [microcomputer principles] [exercises]
- Clock tree synthesis (CTS)
猜你喜欢

每周招聘|DBA数据工程师,年薪35+ ,梦起九州,星河灿烂!

Bigder: Automation Test Engineer

PostgreSQL每周新聞—6月22日

leetcode:370. 区间加法

STL教程6-deque、stack、queue、list容器

A Japanese Cherry sold at a sky high price of 1980 yuan. Netizen: I feel cheated after eating it

《强化学习周刊》第51期:PAC、ILQL、RRL&无模型强化学习集成于微电网络格控制:综述与启示

What are the mainstream brands of smart door locks? What characteristics should we pay attention to when purchasing door locks?

智能门锁主流品牌有哪些?选购门锁时要注重产品的哪些特性?

The explain statement in MySQL queries whether SQL is indexed, and several types in extra collate and summarize
随机推荐
Sentinel's quick start takes you through flow control in three minutes
"Xiaodeng" active directory batch user creation in operation and maintenance
如何审核 Active Directory 用户账户更改?
annotation
Explain PBR texture maps
Bigder: Automation Test Engineer
ads131a04 ADC verilog实现及仿真
LSF bsub command
Initialization of global and static variables
实现inotify配合rsync实时备份
跳转打开新窗口
How to use filters in jfinal to monitor Druid for SQL execution?
分析影响导电滑环传输信号的因素
Three. JS development: drawing of thick lines
Rsync 的简单应用与配置
leetcode:724. 寻找数组的中心下标
导航 习题【微机原理】【习题】
解释PBR纹理贴图(texture-maps)
每周招聘|DBA数据工程师,年薪35+ ,梦起九州,星河灿烂!
2021 CCPC Harbin E. power and modulo (thinking questions)