当前位置:网站首页>PS + PL heterogeneous multicore case development manual for Ti C6000 tms320c6678 DSP + zynq-7045 (2)
PS + PL heterogeneous multicore case development manual for Ti C6000 tms320c6678 DSP + zynq-7045 (2)
2022-07-29 02:18:00 【Tronlong Chuang long】
This paper mainly introduces ZYNQ PS + PL Instructions for heterogeneous multi-core cases , Applicable development environment :Windows 7/10 64bit、Xilinx Vivado 2017.4、Xilinx SDK 2017.4. The test board is TMS320C6678 Development board , The article contains several characteristic cases , Such as axi_gpio_led_demo Case study 、axi_timer_pwm_demo Case study 、axi_uart_demo Case study 、emio_gpio_led_demo Case study 、mig_dma Case etc. , Because the length is too long , The article is divided into upper and lower 6 Section display , Welcome to check the content of the article in order .

The test board is TMS320C6678 Development board , It is based on TI KeyStone framework C6000 series TMS320C6678 Eight cores C66x Fixed point / floating-point DSP, as well as Xilinx Zynq-7000 series XC7Z045/XC7Z100 SoC High end heterogeneous multi-core evaluation board for processor design ,TMS320C6678 The dominant frequency of each core of the development board can be as high as 1.25GHz,XC7Z045/XC7Z100 Integrate PS End binuclear ARM Cortex-A9 + PL End Kintex-7 framework 28nm Programmable logic resources , Lead out two way CameraLink、 dual SFP+ Smooth mouth 、 Four Gigabit Ethernet ports 、 dual SATA、 dual PCIe、 Four way USB、 dual CAN、 dual CAMERA、HDMI IN/OUT、LVDS、LCD、RS485、RS232、Micro SD、HPC FMC Such as the interface .
emio_uart_demo Case study
Case function
Case function :PS End pass EMIO Way to use UART0 Send and receive data through serial port .
This case defaults to UART1 As PS End debugging serial port .
边栏推荐
猜你喜欢
![[circuit design] open collector OC output of triode](/img/48/5a111b81f0d99990fbcc5263313c07.jpg)
[circuit design] open collector OC output of triode

Custom MVC principle and framework implementation

Realization of digital tube display based on C51

druid. IO custom real-time task scheduling policy

JS dom2 and dom3

(arxiv-2018) 重新审视基于视频的 Person ReID 的时间建模

【MQTT从入门到提高系列 | 09】WireShark抓包分析MQTT报文

Implementation of 10m multifunctional signal generator with FPGA

Read the recent trends of okaleido tiger and tap the value and potential behind it

awvs无法启动问题
随机推荐
Mathematical modeling -- heat conduction of subgrade on Permafrost
Jetpack -- understand the use of ViewModel and livedata
基于C51实现数码管的显示
全志T3/A40i工业核心板,4核[email protected],国产化率达100%
[one · data | chained binary tree]
JetPack--Navigation实现页面跳转
How to write, load and unload plug-ins in QT
“蔚来杯“2022牛客暑期多校训练营2,签到题GJK
Navigation -- realize data transmission and data sharing between fragments
Force deduction brush question (2): sum of three numbers
2022年编程语言排名,官方数据来了,让人大开眼界
Cookie和Session
Excel 打开包含汉字的 csv 文件出现乱码该怎么办?
12. < tag dynamic programming and subsequence, subarray> lt.72. edit distance
Control the pop-up window and no pop-up window of the input box
TI C6000 TMS320C6678 DSP+ Zynq-7045的PS + PL异构多核案例开发手册(2)
Establish an engineering template based on STM32 in keil -- detailed steps
JS dom2 and dom3
Summarize in the middle of the year | talk to yourself, live in the present, and count every step
【ONE·Data || 链式二叉树】