当前位置:网站首页>Cjc8988 Low Power Stereo codec with 2 stereo headphone drivers
Cjc8988 Low Power Stereo codec with 2 stereo headphone drivers
2022-07-01 05:48:00 【nanfeng775a】
Codec chip - CJC8988 It is a low power , High quality stereo codec , Can directly Pin to Pin replace WM8988, Designed for portable digital audio applications . The device integrates a complete interface to 2 Stereo headphones or line out ports . The requirements for external components are greatly reduced , Because you don't need a separate Headphone Amplifier . Advanced on-chip digital signal processing implements graphic equalizers , Microphone or line input for 3D sound enhancement and automatic level control .
CJC8988 It can operate as a master or a slave , It has various master clock frequencies , Include 12 or 24MHz, Or standard 256fs frequency , Such as 12.288MHz and 24.576MHz. Different audio sampling rates , Such as 96 kHz,48 kHz,44.1 kHz, Directly from the master clock , Without an external PLL.
CJC8988 When the supply voltage drops to 1.8V Work at the same time , Although the digital core can be reduced to 1.5V To save electricity , And the maximum voltage of all power supplies is 3.3 v . Different parts of the chip can also be powered off under software control .CJC8988 Provides a very small and thin 4x4mmCOL package , Ideal for handheld and portable systems .
Codec chip - CJC8988 Characteristics of :
DAC Signal-to-noise ratio 93 dB(“A” weighting ),T hd -87dB stay 48 kHz,1.8V
ADC Signal-to-noise ratio 91 dB(“A” weighting ),THD-81dB stay 48 kHz,1.8V
2 Headphone driver on a chip
-THD-78dB, Signal-to-noise ratio 93 dB,16Ω load Hz,1.8V
Digital graphic equalizer
Low power ( Microscope )
-7.8mW Stereo player (1.8V Power Supply )
-16.8mW Record and playback (1.8V Power Supply )
Low supply voltage
- simulation 1.8V to 3.3V
- Digital movement :1.5V To 3.3V
- Digital input I/O:1.8V to 3.3V
256fs/384fs or USB Master clock rate :12MHz,24MHz
Audio sampling rate :8、11.025、16、22.05、24、32、44.1、48
88.2,96 individual kHz Generated internally from the master clock
4x4mmCOL packing
边栏推荐
- SystemVerilog学习-07-类的继承和包的使用
- Simple implementation of database connection pool
- SystemVerilog学习-10-验证量化和覆盖率
- It's not that you have a bad mind, but that you haven't found the right tool
- HDU - 1024 Max Sum Plus Plus(DP)
- 2022 the 8th China International "Internet +" college student innovation and entrepreneurship competition industry proposition track is open for registration!
- Unity uses SQLite
- excel动态图表
- QT write custom control - self drawn battery
- [QT] QT after addition, subtraction, multiplication and division, two decimal places are reserved
猜你喜欢
随机推荐
分片上传与断点续传
Enter an expression (expressed as a string) and find the value of this expression.
[medical segmentation] u2net
College community management system based on boot+jsp (with source code download link)
ssm+mysql二手交易网站(论文+源码获取链接)
MySQL数据迁移遇到的一些错误
Summary of common components of applet
Vscode function annotation / file header annotation shortcut
基于微信小程序的青少年生理健康知识小助手(免费获取源码+项目介绍+运行介绍+运行截图+论文)
Continue to learn MySQL
【笔记】电商订单数据分析实战
Through cooperation with the University of international trade, we can increase efficiency for college students
Boot + jsp University Community Management System (with source Download Link)
π盘,让您电脑变成个人的私有云
CJC8988带2个立体声耳机驱动器的低功率立体声编解码器
JDBC common interview questions
2022.6.30-----leetcode. one thousand one hundred and seventy-five
SystemVerilog学习-10-验证量化和覆盖率
A little assistant for teenagers' physiological health knowledge based on wechat applet (free source code + project introduction + operation introduction + operation screenshot + Thesis)
JSON data comparer








