当前位置:网站首页>How to become a senior digital IC Design Engineer (6-4) digital IC Verification: test point decomposition
How to become a senior digital IC Design Engineer (6-4) digital IC Verification: test point decomposition
2022-06-29 01:42:00 【New core design】
One 、 Pre simulation verification process
be familiar with SPEC -> Validation strategy (UT/IT/ST) -> Test point decomposition -> Validation plan -> Verification environment -> Smoke testing -> Verify execution -> Validation report .
Two 、 Test point definition
Means from IC Verify the engineer's perspective , Can reflect DUT All application scenarios supported , Finally, it can guide the verifier to carry out the next verification work .
3、 ... and 、 Test point classification
Scene class 、 Functional class 、 Performance class 、 Interface class 、 Exception class 、 White box test point ( Design provides ).
Four 、 Test point decomposition
1、 basis
1、 From the perspective of algorithm and protocol related documents , Mainly from Application level ;
2、 From chip specification 、 Schema document 、SPEC、 From the perspective of detailed design documents , Mainly from Hardware level .
2、 The goal is
边栏推荐
- [image detection] recognition of the front and back of a coin based on texture features with matlab code attached
- Statistical learning method (3/22) k-nearest neighbor method
- 如何成为一名高级数字 IC 设计工程师(4-3)脚本篇:C 语言实现的文件读写操作
- IPFS简述
- Noip2006-2018 improvement group preliminary test questions improvement procedure questions csp-s 2019 2020 preliminary test questions improvement procedure questions
- Advanced Installer Architect创作工具
- 想请教股票开户要认识谁?现在网上开户安全么?
- Oculusrifts and unity UI interaction (1) - Overview
- Research on VB multi-layer firewall technology - state detection
- Large scale visual relationship understanding
猜你喜欢

Application of X6 in data stack index management

Docker中安裝Oracle數據庫

Typescript (7) generic

Large scale visual relationship understanding

Oculusrifts and unity UI interaction (1) - Overview

Testing until you're 35? The 35 + test will lead to unemployment?
![[understanding of opportunity -33]: seeing is not necessarily true. Most of the time,](/img/60/703a5bc3038d28bcf812415032f240.jpg)
[understanding of opportunity -33]: seeing is not necessarily true. Most of the time, "seeing is false"

Magic Quadrant of motianlun's 2021 China Database

Kuboardv3与监控套件安装

Edrawmax mind map, edrawmax organization chart
随机推荐
[learn FPGA programming from scratch -50]: Vision - how are chips made? The thirteen steps of chip manufacturing.
Typescript (5) class, inheritance, polymorphism
PR FAQ: how to retrieve accidentally deleted video and audio in PR?
Near consensus mechanism
Oculusrifts and unity UI interaction (1) - Overview
Linux7 (centos7) setting oracle11 boot auto start
Niuke.com Huawei question bank (41~50)
Mysql database password modification
okcc呼叫中心的计费方式哪个最好
How to choose source code encryption software
如何成为一名高级数字 IC 设计工程师(4-2)脚本篇:Verilog HDL 代码实现的文件读写操作
ASP. Net based on LAN
How to encrypt the device
SAP ui5 beginner tutorial Part 23 - sorting sort and grouping Group trial version of list control
TypeScript(7)泛型
数字 IC 设计、FPGA 设计秋招笔试题目、答案、解析(2)2021 华为海思(上)
如何成为一名高级数字 IC 设计工程师(6-7)数字 IC 验证篇:DEBUG 技巧
How to manage device authorization
In simple terms, server intrusion prevention
[从零开始学习FPGA编程-50]:视野篇 - 芯片是如何被制造出来的?芯片制造的十三大步骤。