当前位置:网站首页>cell delay and net delay
cell delay and net delay
2022-08-03 17:38:00 【luka cat】
1.delay analysis
Static timing analysis (STA) must obtain cell delay and net delay.
- The backend tool calculates the delay per cell and the delay per line
- Unit delay information is provided by unit library files provided by foundary
- In order to calculate line delay, the tool must know the parasitic resistance and parasitic capacitance of each line
2. cell delay
The cell delay depends on:
input transition
: The smaller the input transition, the smaller the cell delayoutput load
: The smaller the output load, the smaller the cell delayPVT
The PVT angle refers to the conditions under which the STA executes.The most common PVT angles are:- WCS (Slow Process, Low Voltage, High Temperature)
- BCF(Fast Process, High Voltage, Low Temperature)
- Typical(Typical Process, Standard Voltage, Standard Temperature)
- WCL (worst case at low temperature: slow process, low voltage, low temperature)
The generally seen cell delays are all positive values. Actually, the cell delay has negative delays
. When the output transition is fast enough, it is entirely possible that the output 50% level is ahead of the input50.% level, that is, a negative delay occurs.
A negative cell delay occurs as follows:
- Driver is powerful enough
- Input transition is small enough
- Output load is small
3.net delay
The calculation of the net delay is often carried out by dividing the net in the entire design into several segments, and at the same time, each segment of the net is represented by a certain RC model.
The database after PR tool wiring needs to use Start-RC to extract RC and output it as an RC file in SPEF format.Finally, read the RC file in the Timing signoff tool PT to calculate the delay.
In simple terms: net delay =~ 3*R*C
So the larger the R*C, the larger the net delay.
Can net delay be negative?
The answer is Yes, in the absence of crosstalk, the net delay must be positive.
If exists crosstalk
, when Net1 has a rising edge transition, Net2 also transitions from 0 to 1, and when the transition changes faster than Net1, there will be a negativecrosstalk.It is precisely because of this negative crosstalk that the transition of NET1 is better, resulting in a negative net delay
value.
边栏推荐
- 【技术白皮书】第二章:OCR智能文字识别回顾——自然语言文本发展历程
- CAD如何自定义快捷键
- 掌握Redis的Sentinel哨兵原理,可助你拿到25k的offer
- 广告电商系统开发之会员系统板块
- 为什么我用了Redis之后,系统的性能却没有提升
- uniapp 切换 history 路由模
- WebGL管网展示(及TubeGeometry优化)
- ICDAR competition technology sharing
- 被误解的 MVC 和被神化的 MVVM(一)
- Cool open technology x StarRocks: unified OLAP analysis engine, comprehensive building digital model of OTT
猜你喜欢
随机推荐
持续投入商品研发,叮咚买菜赢在了供应链投入上
Cool open technology x StarRocks: unified OLAP analysis engine, comprehensive building digital model of OTT
ThreeJS简介
微信小程序 - 数组 push / unshift 追加后数组返回内容为数字(数组添加后打印结果为 Number 数值类型)
isNotBlank与isNotEmpty
EMQX Newsletter 2022-07|EMQX 5.0 正式发布、EMQX Cloud 新增 2 个数据库集成
JVM参数设置
CC2530_ZigBee+华为云IOT:设计一套属于自己的冷链采集系统
FinClip | July 2022 Product Highlights
PTA递归练习
星巴克输血赶不上流血
一加Ace值得买吗?用实力诠释性能的强大
Interviews are no longer hanged!This is the correct way to open the seven schemes of Redis distributed locks
深度学习跟踪DLT (deep learning tracker)
“68道 Redis+168道 MySQL”精品面试题(带解析),你背废了吗?
【mysql】SIGN(x)函数
303. Range Sum Query - Immutable
phoenix创建映射表和创建索引、删除索引
cell delay和net delay
数字IC笔迹-MCMM、WNS和TNS