当前位置:网站首页>Intelligent hardware EVT DVT PVT mp
Intelligent hardware EVT DVT PVT mp
2022-06-29 08:34:00 【Step base】
1、EVT (Engineering Verification test phase) Engineering verification test stage , Design verification at the initial stage of product development .---- The feasibility of
The product has just been designed for engineering samples , There will be many problems , The focus of this stage is to verify the main functions of the product , Take mobile phone products as an example , for example : speaker test 、 receiver 、 Whether the main functions such as Bluetooth are enabled , So that the R & D personnel can modify the product design 、 debugging .
2、DVT (Design Verification test Phase) Design verification test phase ----- Reliability + Operability
All designs of the product at this stage have been completed , The key point is to test the whole performance of the product , Ensure that all designs meet specifications . In general EVT The structure of the stage product has not been finalized , The product cannot be tested for reliability , therefore DVT In addition to the software and hardware tests, the tests at this stage , Need to add reliability test ( Sexuality : reliability 、 Security 、 Maintainability 、 Supportability 、 Testability 、 Environmental adaptability ),DVT The process of stage test and review is the same as EVT Stage .
3、PVT (Production Verification test Phase ) Production validation test stage ---- Security + stability
PVT At this stage, some products need to be trial produced in small batches , The main functions of the product design are fully realized and meet the standard requirements , Ensure that the factory can comply with SOP( Standard operating instructions ) Produce products that fully meet the design requirements .
4、MP (Mass production Phase) Mass production stage ----- comfort + Repeatability
After the above stages of design 、 test 、 review 、 debugging / modify , The product design fully meets the design and customer needs , The factory can mass produce market-oriented products .
边栏推荐
- Chengtong network disk imitation blue playing network disk source code with video tutorial
- 服装产业发展趋势|供应链|智能制造
- 消息中间件:pulsar
- 关于父母离婚后子女姓名变更有关问题的批复
- What does Ali's 211 mean?
- aws iam内联策略示例
- Excel中VLOOKUP函数简易使用——精确匹配或近似匹配数据
- Some "non-technical" Thoughts on distributed digital identity
- Voice annotation automatic segment alignment tool sppas usage notes
- Introduction to taro
猜你喜欢
![Speech synthesis: overview [generation task of unequal length sequence relation modeling]](/img/13/bd9def50f0efde49b622d139f63a83.png)
Speech synthesis: overview [generation task of unequal length sequence relation modeling]
![[quantitative investment system] factor processing and installation Talib](/img/33/1b8776a392c37f4d32d3bfbb3f9fd4.png)
[quantitative investment system] factor processing and installation Talib

aws elastic beanstalk入门之简单使用

变形金刚Transformer详解

Introduction to taro

Message Oriented Middleware: pulsar

Soliciting articles and contributions - building a blog environment with a lightweight application server

重磅发布 | 《FISCO BCOS应用落地指南》

《动手学深度学习》(一)-- 线性神经网络

Baodawei of the people's Chain: break down barriers and establish a global data governance sharing and application platform
随机推荐
A review of visual SLAM methods for autonomous driving vehicles
Write time replication of hugetlbfs
[hcie TAC] question 5-2
Huawei equipment is configured with small network WLAN basic services
Soliciting articles and contributions - building a blog environment with a lightweight application server
Wechat applet development, how to add multiple spaces
dcase_ Util tutorial
为什么两个执行很快的SQL,union之后特别慢
Speech synthesis: overview [generation task of unequal length sequence relation modeling]
Seven common sorts
hostname -f与uname -n的返回值可能不同
各种级数(调和、几何)总结
Some "non-technical" Thoughts on distributed digital identity
一个高频问题,三种模型思维来破解此风控难题
[6G] collation of white paper on computing network technology
目标跟踪【单目标跟踪(VOT/SOT)、目标检测(detection)、行人重识别(Re-ID)】
[quantitative investment system] problem records and Solutions
关于SQL语句的大小写
Feature selection: maximum information coefficient (MIC) [used to measure the degree of correlation between two variables X and y, linear or nonlinear strength, commonly used for feature selection of
Verilog first experience