当前位置:网站首页>Cadence learning records
Cadence learning records
2022-07-05 07:46:00 【Senator】
Based on the experimental class cadence A little record of zero foundation introductory learning
One . IC Design process :
classification : Full customization (full custom)、 Semi custom (semi-custom) And based on programmable devices ( programmable device) Of IC Design . Analog integrated circuits are generally realized by full customization .
- Full customization :① The purpose is to maximize and optimize circuit performance , But it takes a long time , Suitable for mass production , High integration is required 、 Fast 、 Small area 、 General purpose with low power consumption IC or ASIC.② Designers are required to complete the circuit construction based on transistor level , All devices and interconnection layouts are designed by hand .
- Semi custom : Based on gate array ( gate array) And standard units ( standard-cell) The process of , Its cost is low 、 Cycle is short 、 Low chip utilization , Suitable for small batch 、 Fast chip .
- be based on PLD or FPGA And other programmable devices IC Design pattern is a kind of “ Rapid prototyping design ”, Programmable logic devices are usually semi-finished chips provided by semiconductor manufacturers , The manufacture of logic gate array has been completed , And the connection circuit between logic gates can pass EDA Tools / Programming to control on and off .
technological process : Determine the circuit design index —— Drawing circuit diagrams schematic—— Circuit simulation ( Pre simulation )—— Generate layout —— Design rule check (DRC)—— Comparison between layout and circuit schematic (LVS) Check —— Parasitic parameter extraction ( LPE)—— Post simulation —— Tape-out 、 Packaging and testing
EDA Tools : Mostly in the United States Cadence、Synopsis(HSpice) and Mentor Graphics The products of the three companies are mainly
Two . Cadence Use
Design platform ADE、 Circuit schematic editor (virtuoso schematic editor)、 Circuit simulator (spectre)、 Layout editor (virtuosolayouteditor)、 Layout verification tool (dracula) etc. . meanwhile ,ADE The design platform provides interfaces for other products , Such as Hspice Emulator 、Calibre Tools and their own layout checking tools Assura etc. , Can be integrated into the design platform .
- start-up cadence: Turn on the virtual machine , Right click , left-click “open terminal”—— Input “icfb“ or “virtuoso”( Notice that it's lowercase ), enter
remarks
- Pre simulation : No parasitic parameters are added to the net list , Pre layout simulation ( pre-layout simulation)
- The post simulation library obtains a delay 、 Power waste 、 logic function 、 Time sequence and other information
- Before simulation, we need to build the circuit structure and test platform and define each device 、 Excitation source parameters and required simulation type , Then call the circuit simulator , Such as HSPICE、SPECTRE、TSPICE The net list is automatically generated by the software for simulation .
- Parasitic parameter extraction : Consider parasitism R、C、L
- Tape-out : Submit the file format of the factory after streaming GDSII or GIF. In the R & D stage, the film is streamed —— Multi project chip (multi project
wafer, MPW); After the chip is finalized, it will be streamed —— Engineering batch .- EDA Tools : Pre simulation :Cadence Analog circuit simulation design environment of the platform ADE(analog design environment);|| Layout check :Cadence The company's Diva、Dracula, Mentor Graphics The company's Calibre,Synopsys The company's Hercules etc. ;|| LPE:StarRC、Calibre、 Dracula
- DRC: design rule check, Design rule check
- LVS: layout vs schematic, Check the layout and circuit schematic diagram
- LPE: layout parameter extraction, Parasitic parameter extraction
边栏推荐
- Cygwin installation
- QT's excellent articles
- Idea shortcut key
- .NET服务治理之限流中间件-FireflySoft.RateLimit
- Batch modify the txt file code to UTF-8 (notepad++)
- 大学生活的自我总结-大一
- Ue5 hot update - remote server automatic download and version detection (simplehotupdate)
- Numpy——1. Creation of array
- With the help of Navicat for MySQL software, the data of a database table in different or the same database link is copied to another database table
- Logistic regression: the most basic neural network
猜你喜欢
II Simple NSIS installation package
Self summary of college life - freshman
Use of orbbec Astra depth camera of OBI Zhongguang in ROS melody
Realization of binary relation of discrete mathematics with C language and its properties
MySQL - storage engine
Ten thousand words detailed eight sorting must read (code + dynamic diagram demonstration)
C language uses arrays to realize the intersection, union, difference and complement of sets
The number of occurrences of numbers in the offer 56 array (XOR)
软件设计师:03-数据库系统
Butterfly theme beautification - Page frosted glass effect
随机推荐
MySQL - storage engine
Altium designer 19.1.18 - hide the fly line of a network
Global and Chinese markets for medical oxygen machines 2022-2028: Research Report on technology, participants, trends, market size and share
Acwing-宠物小精灵之收服-(多维01背包+正序倒序+两种形式dp求答案)
Temperature sensor DS18B20 principle, with STM32 routine code
Good websites need to be read carefully
Altium Designer 19.1.18 - 导入板框
Global and Chinese market of blackbody calibration source 2022-2028: Research Report on technology, participants, trends, market size and share
Distinction between heap and stack
Apple script
String alignment method, self use, synthesis, newrlcjust
Embedded AI intelligent technology liquid particle counter
借助 Navicat for MySQL 软件 把 不同或者相同数据库链接中的某数据库表数据 复制到 另一个数据库表中
Exit of pyGame, idle and pycharm
Global and Chinese market of peeled bourdon tubes 2022-2028: Research Report on technology, participants, trends, market size and share
611. Number of effective triangles
Day08 ternary operator extension operator character connector symbol priority
Deepin, help ('command ') output saved to file
Deepin get file (folder) list
.NET服务治理之限流中间件-FireflySoft.RateLimit