Answer private chat ...
One 、 Logic gate test experiment Standard for evaluation ： Full marks 25 branch
The schematic diagram of and gate test is shown in Figure 1（
a） Shown , Refer to this figure to connect the test circuit for experiment （ Please see the 【 Experimental course 】
experiment 4.2） .
1. On the answer sheet chart 1（
b） The input signal is given in A、B It's worth , Please look at the picture 1（
b） Fill in the output variable
The amount F It's worth .
2. On the answer sheet chart 1（
c） Given in A、B Input waveform , Please look at the picture 1（
c） Draw in F The loss of
Output waveform .
A
B
F
chart 1(a) Schematic diagram of and gate test The first 2 page （ common 4 page ）
Two 、 Combinational logic circuit experiment Standard for evaluation ： Full marks 25 branch
The schematic diagram of full adder is shown in Figure 2（
a） Shown , Refer to this figure to connect the test circuit for experiment （ Please see the 【 Experimental course 】
experiment 4.3 ）.
1. On the answer sheet chart 2（
b） The input signal is given in Ai、Bi And Ci It's worth , Please fill in the output variable Ci+1 And Si
It's worth .
2. On the answer sheet chart 2（
c） The waveform of the input signal is given in , Please draw the waveform of the output signal .
=1
=1
&
&
&
Ai
Bi
Ci
Si
Ci+1
chart 2（
a） Schematic diagram of full adder
3、 ... and 、 Decoder experiment Standard for evaluation ： Full marks 25 branch
74138/74LS138 The schematic diagram of the decoder is shown in Figure 3（
a） Shown , Refer to this figure to connect the test circuit for experiment （ Can refer to
reading 【 Experimental course 】 experiment 4.4）.
1. On the answer sheet chart 3（
b） The input signal is given in C、B And A It's worth , Please fill in the value of the output signal .
2. On the answer sheet chart 3（
c） The waveform of the input signal is given in , Please draw the waveform of the output signal .
A
B
C
Y0
Y1
Y2
Y3
Y4
Y5
Y6
Y7
chart 3（
a） Schematic diagram of decoder
Four 、 trigger experiment Standard for evaluation ： Full marks 25 branch The first 3 page （ common 4 page ）
The schematic diagram of trigger experiment is shown in Figure 4（
a） Shown , among R Is the start signal , First in the experiment R Load a negative pulse at the end
Punch to determine the initial state of the four triggers . Refer to this figure to connect the test circuit for experiment （ Please see the 【 Experimental course 】 real
Examination 4.5）, On the answer sheet chart 4（
b） Fill in the register status table ; On the answer sheet chart 4（
c） Draw the circuit in
Simulation oscillogram .
CP
R
Q1
Q2
Q3
Q4
chart 4（
a） Schematic diagram of trigger experiment The first 4 page （ common 4 page ）
Answer sheet （ Be careful , Candidates only take photos and upload the following experimental results , Uploading other materials is invalid .）
surname name
learn Number
Learning Center / Correspondence Station
Input
Ai Bi Ci
Output
Ci+1 Si
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
chart 2(b) test result
Ai
Ci
Bi
Ci+1
Si
chart 2(c) Simulation oscillogram
A
B
F
chart 1(c) Simulation waveform
Input
Output
A B
F
0 0
0 1
1 0
1 1
chart 1(b) test result
transport Enter into
C B A
transport Out
YO Y1 Y2 Y3 Y4 Y5 Y6 Y7
0 0 0
0 0 1
0 1 0
0 1 1
1 0 0
1 0 1
1 1 0
1 1 1
chart 3(b) test result
C
A
B
Y0
Y2
chart 3(c) Simulation oscillogram
Y1
Y3
Y4
Y6
Y5
Y7
CP
Q1 Q2 Q3 Q4
chart 4(b) Register status table
1
2
3
4
CP
Q1
Q2
Q3
Q4
chart 4(c) Simulation oscillogram
