当前位置:网站首页>Oracle 常用SQL
Oracle 常用SQL
2022-07-02 03:27:00 【天天代码码天天】
1.查看服务器IP
select UTL_INADDR.get_host_address() from dual;
2.当前会话主机IP
select sys_context('USERENV', 'IP_ADDRESS') from dual3.服务器主机名
SELECT host_name from v$instance;
4.当前会话主机名
select sys_context('USERENV', 'HOST') from dual;5.查询服务器平台信息
SELECT * FROM DBA_REGISTRY_DATABASE;6.查询服务器内存大小
SELECT value / 1024 / 1024 / 1024 G
FROM v$osstat
where stat_name = 'PHYSICAL_MEMORY_BYTES'
7.查看控制信息
select name from v$controlfile;
8.查看数据文件
select file_name from dba_data_files;
9.查看日志文件
select member from v$logfile;
10.查看临时文件
select file_name from Dba_temp_files;11.查看archive log
select name from v$archived_log12.查询当前用户
show user13.查询当前用户所有表
select unique tname from col;
--或者
select * from user_tables;
--或者
select * from tab;14.查看数据库创建时间
SELECT TO_CHAR(CREATED, 'YYYY-MM-DD,HH24:MI:SS'), LOG_MODE FROM V$DATABASE;15.查看数据对象
select owner, object_type, status, count(*) count#
from all_objects
group by owner, object_type, status;16.查看不同用户的连接数
select username, count(username)
from v$session
where username is not null
group by username;
边栏推荐
- 数据传输中的成帧
- Introduction to Robotics II. Forward kinematics, MDH method
- 汇率的查询接口
- Kotlin基础学习 15
- Download and use of the super perfect screenshot tool snipaste
- Kotlin basic learning 15
- "Analysis of 43 cases of MATLAB neural network": Chapter 41 implementation of customized neural network -- personalized modeling and Simulation of neural network
- 高性能 低功耗Cortex-A53核心板 | i.MX8M Mini
- verilog REG 寄存器、向量、整数、实数、时间寄存器
- MySQL之账号管理
猜你喜欢

Oracle的md5

Large screen visualization from bronze to the advanced king, you only need a "component reuse"!

Detailed explanation of ThreadLocal

High performance and low power cortex-a53 core board | i.mx8m Mini

halcon图像矫正

JIT deep analysis

Generate random numbers that obey normal distribution

How to establish its own NFT market platform in 2022

MSI announced that its motherboard products will cancel all paper accessories

Continuous assignment of Verilog procedure
随机推荐
JIT deep analysis
Verilog 线型wire 种类
《MATLAB 神經網絡43個案例分析》:第42章 並行運算與神經網絡——基於CPU/GPU的並行神經網絡運算
Continuous assignment of Verilog procedure
Verilog reg register, vector, integer, real, time register
PHP array processing
Global and Chinese market of bone adhesives 2022-2028: Research Report on technology, participants, trends, market size and share
Unity脚本的基础语法(7)-成员变量和实例化
Verilog state machine
Verilog 过程连续赋值
终日乾乾,夕惕若厉
流线线使用阻塞还是非阻塞
Verilog parallel block implementation
跟着CTF-wiki学pwn——ret2shellcode
Pycharm2021 delete the package warehouse list you added
[HCIA continuous update] working principle of OSPF Protocol
On redis (II) -- cluster version
ThreadLocal详解
Kotlin基础学习 16
Spark Tuning