当前位置:网站首页>[FPGA tutorial case 10] design and implementation of complex multiplier based on Verilog

[FPGA tutorial case 10] design and implementation of complex multiplier based on Verilog

2022-07-05 00:54:00 FPGA and MATLAB

FPGA Tutorial directory

MATLAB Tutorial directory

---------------------------------------------------------------------------------------

1. Software version

vivado2019.2

2. This algorithm has theoretical knowledge and Verilog Program

        In digital signal processing , Complex multiplication has many applications , Including signal mixing ,FFT,IFFT. The calculation formula of complex multiplier is as follows :

Set the plural number

        x = a + b i,

        y = c + d i,

Then the result of multiplication of complex numbers is :

x * y = (a + b i)*(c + d i) = (ac - bd) + i (ad + bc) .

From this we can see that , A complex multiplier , Including four multipliers ( complete a*c,b*d,a*d as well as b*c), Three adders .

The implementation of multiplier , Refer to the previous course :

原网站

版权声明
本文为[FPGA and MATLAB]所创,转载请带上原文链接,感谢
https://yzsam.com/2022/186/202207050049329651.html