当前位置:网站首页>PLC-Recorder快速监控多个PLC位的技巧
PLC-Recorder快速监控多个PLC位的技巧
2022-07-02 09:32:00 【chengjl8】
从V2.0开始,PLC-Recorder增加了解码器通道,可以对于16位、32位、64位的整型变量进行解码,变成对应个单独的位。下面以西门子时钟变量为例,说明一下设置方法。
1、在PLC通道里设置对应的变量
变量设置成整型或者无符号的整型,地址为时钟字节的地址。
2、新建虚拟通道,类型为16位解码器
选择解码变量,并交换一下位序(字节顺序)
3、解码展示
此处为已经自动解开的位变量序号,默认即可,当然,也可以给他们不同的名字,也可以不激活暂不关注的位。
4、启动采集
可以查看解码效果:
5、小结
软件的功能在继续强大,软件详情见官网的产品页面,可以免费小规模使用。
边栏推荐
- MTK full dump grab
- QT learning diary 8 - resource file addition
- Array splitting (regular thinking
- Multi line display and single line display of tqdm
- TIPC协议
- Is bond fund safe? Does the bond buying foundation lose principal?
- flink二开,实现了个 batch lookup join(附源码)
- 【深入浅出玩转FPGA学习3-----基本语法】
- static 函数中的静态变量
- 二.Stm32f407芯片GPIO编程,寄存器操作,库函数操作和位段操作
猜你喜欢
PHP tea sales and shopping online store
三.芯片启动和时钟系统
Iii. Système de démarrage et d'horloge à puce
enumrate的start属性的坑
二.Stm32f407芯片GPIO编程,寄存器操作,库函数操作和位段操作
Verilog and VHDL signed and unsigned number correlation operations
tidb-dm报警DM_sync_process_exists_with_error排查
[play with FPGA learning 4 in simple terms ----- talk about state machine design]
Multi line display and single line display of tqdm
Internship report skywalking distributed link tracking?
随机推荐
Special topic of binary tree -- Logu p1229 traversal problem (the number of traversals in the middle order is calculated when the pre and post order traversals of the multiplication principle are know
[play with FPGA learning 2 in simple terms ----- design skills (basic grammar)]
ImportError: cannot import name ‘Digraph‘ from ‘graphviz‘
Rest (XOR) position and thinking
ctf 记录
三.芯片启动和时钟系统
TIPC introduction 1
TIPC Getting Started6
Leetcode 182 Find duplicate email (2022.07.01)
How to use ide to automatically sign and debug Hongmeng application
Special topic of binary tree -- [deep base 16. Example 7] ordinary binary tree (simplified version) (multiset seeks the precursor and subsequent sentry Art)
Win11 arm system configuration Net core environment variable
Jinshanyun - 2023 Summer Internship
PCL point cloud to depth image
[in simple terms, play with FPGA learning 3 ----- basic grammar]
Gaode draws lines according to the track
flink二开,实现了个 batch lookup join(附源码)
【IDEA】使用插件一键逆向生成代码
Special topic of binary tree -- acwing 1589 Building binary search tree
Verilog 和VHDL有符号数和无符号数相关运算