当前位置:网站首页>23 Chengdu instrument customization undertaking_ Discussion on automatic wiring method of PCB in Protel DXP
23 Chengdu instrument customization undertaking_ Discussion on automatic wiring method of PCB in Protel DXP
2022-07-07 08:32:00 【u010755676】
SO SCM development guide 23
Requirements are not high, but simple , Why bother to think about it , And it's hard for people to win , Automatic wiring and timely access . This article is introduced in Protel DXP in PCB The method of automatic wiring in drawings .
Automatic wiring is suitable for circuit boards with low requirements . Automatic wiring is simple , Click the button , The system starts wiring itself , But good automatic wiring also needs to do a few things :
-> Set the wiring rules ;
-> Set the no wiring area ;
-> Click auto wiring .
Here is a diagram :
1、 Set routing rules
The wiring rules have been detailed above , Here is just a brief mention .
Click on Design/rules, Enter the rule editor . There are several key parameters :
-> Line spacing ;
-> Line width ;
-> Corner, etc .
2、 Set the forbidden wiring layer
Setting the forbidden wiring layer was also mentioned earlier , The forbidden wiring layer is used to set the boundary of wiring , stay keep-out layer Operations in layers .
3、 Automatic wiring
Click... On the menu bar above Auto route/all, The system can start automatic wiring .
However, the wiring may fail , Look for the messages Prompt in the prompt box , If failed Not for 0 There are failures . If there are failures , Sure un-route( menu bar tools/un-route) Then adjust the component layout and rewire , You can also switch the failed connection to manual wiring connection .
The effect of automatic wiring is shown in the figure below :
Then delete other auxiliary graphics , It completes the final PCB Drawing .
4、 Summary
When it's done , Put this file ( The suffix is .PCBDOC) Send it to the circuit board manufacturer , Can process circuit board .
Just to add , As mentioned above, it is on the forbidden wiring layer (keep-out layer) The boundary of the circuit board drawn in is actually not standardized , The boundary of the circuit board should be drawn in the mechanical layer . however , There is no big problem in drawing the boundary of the circuit board on the forbidden wiring layer , In fact, general manufacturers also understand .
This circuit board design series ends , But the wonderful is not over , Next, I will talk about the programming of MCU . Provide single chip microcomputer 、PLC、 Circuit board 、 controller 、 Instruments and Apparatuses 、 Software 、APP、 Electromechanical equipment or system 、 Industrial control 、 Automatic control system 、 Control system development and design customization , Contact figure 2 website .
边栏推荐
- [machine learning] watermelon book data set_ data sharing
- Lua 编程学习笔记
- Domain specific language / DSL in kotlin
- [kuangbin] topic 15 digit DP
- [hard core science popularization] working principle of dynamic loop monitoring system
- SSM 整合
- Rainbond 5.6 版本发布,增加多种安装方式,优化拓扑图操作体验
- 【Go ~ 0到1 】 第七天 获取时间戳,时间比较,时间格式转换,Sleep与定时器
- 【无标题】
- [quick start of Digital IC Verification] 11. Introduction to Verilog testbench (VTB)
猜你喜欢
[quick start of Digital IC Verification] 14. Basic syntax of SystemVerilog learning 1 (array, queue, structure, enumeration, string... Including practical exercises)
发挥创客教育空间的广泛实用性
rsync远程同步
A single game with goods increased by 100000, and the rural anchor sold men's clothes on top of the list?
JS copy picture to clipboard read clipboard
Don't stop chasing the wind and the moon. Spring mountain is at the end of Pingwu
Rsync remote synchronization
Implementation of navigation bar at the bottom of applet
[quick start of Digital IC Verification] 13. SystemVerilog interface and program learning
Splunk子查询模糊匹配csv中字段值为*
随机推荐
opencv学习笔记四——膨胀/腐蚀/开运算/闭运算
The use of generics and vararg variable parameters in kotlin
雅思考试自己的复习进度以及方法使用【日更版】
一种适用于应用频繁测试下快速查看Pod的日志的方法(grep awk xargs kuberctl)
Caractéristiques de bisenet
Train your dataset with swinunet
GFS分布式文件系统
单元测试报告成功率低
Coquette data completes the cloud native transformation through rainbow to realize offline continuous delivery to customers
Virtual address space
BiSeNet的特點
[quick start of Digital IC Verification] 14. Basic syntax of SystemVerilog learning 1 (array, queue, structure, enumeration, string... Including practical exercises)
Open3d ISS key points
Implement your own dataset using bisenet
打通法律服务群众“最后一公里”,方正璞华劳动人事法律自助咨询服务平台频获“点赞”
解析机器人科技发展观对社会研究论
Opencv learning notes 1 -- several methods of reading images
POJ - 3616 Milking Time(DP+LIS)
Function extension, attribute extension and non empty type extension in kotlin
Famine cloud service management script